We've unified Citrix solutions and our portfolio. Learn more .

Intel® Ethernet Server Adapter X520-SR2

Citrix Ready Product Image / Logo

Intel’s family of Intel Ethernet X520 Server Adapters with SFP+ connectivity are the most flexible and scalable Ethernet adapters for demanding data center environments.

Request Product Details

Compatible with

  • XenServer 6.0
  • XenServer 6.0.2
  • XenServer 6.1
  • XenServer 6.2
  • XenServer 6.5
  • XenServer 7.0
  • XenServer 7.1 LTSR
  • XenServer 7.2
  • XenServer 7.3
  • XenServer 7.4
  • XenServer 7.5
  • XenServer 7.6

Compatibility

  • Citrix Hypervisor (XenServer)

Product Details

Intel’s family of Intel Ethernet X520 Server Adapters with SFP+ connectivity are the most flexible and scalable Ethernet adapters for demanding data center environments.

Features

  • Intel¨ 82599 10 Gigabit Ethernet Controller - Energy-effcient design for next-generation 10 Gigabit performance and multi-core processors
  • SFP+ Connectivity - X520 Server Adapters with SFP+ connections support 10GBASE-SR, 10GBASE-LR and SFP+ Copper Direct Attach physical media.
  • Low-profle - Enables higher bandwidth and throughput from standard and low-profle PCIe slots and servers
  • Load balancing on multiple CPUs - Increases performance on multi-processor systems by effciently balancing network loads across CPU cores when used with Receive-Side Scaling (RSS) from Microsoft or Scalable I/O on Linux
  • iSCSI remote boot support - Provides centralized storage area network (SAN) management at a lower cost than other iSCSI solutions
  • Fibre Channel over Ethernet (FCoE) Support - Includes FCoE Boot and Data Center Bridging
  • Intel PROSet Utility for Windows Device Manager - Provides point-and-click management of individual adapters, advanced adapter features, connection teaming, and virtual local area network (VLAN) confguration
  • Time Sync (IEEE 1588, 802.1as) - Enables networked Ethernet equipment to synchronize internal clocks according to a network master clock; endpoint can then acquire an accurate estimate of the master time by compensating for link latency